Design of a low voltage Phase Locked Loop for clock generation - Retraction Notice | RetractBase