Notice of Violation of IEEE Publication Principles: 0.13μm CMOS DBS demodulator front-end using a 250MS/s 8 bit time interleaved pipeline ADC and a sampled loop filter PLL - Retraction Notice | RetractBase